Version of Product V1.0

1 Contents

1 Contents

1 00110110	
2 Registers and XPort Adresses	2
3 Reset Register	2
4 Encoder Inputs	
4.1 Normal Counter Mode	3
4.2 Single Counter Mode	3
4.3 Both Counter Modes	3
4.4 Used Register Addresses	
4.5 Counter Controll Register	5
5 Pulse Generators	5
5.1 Puls rate	
5.2 Number Of Pulses	6
5.3 Direction Output	
5.4 Synchronous Output of sets of pulses	
5.5 Used Register Adresses	
5.6 Pulse Control Register	
6 Open Drain Outputs	
6.1 Open Drain Output with enabled pulse generator	
6.2 Open Drain Output with disabled pulse generator	
6.3 Used Register Adresses	
7 Opto Isolated Digital Inputs	
8 Reading Encoder Inputs Directly	
9 Analog Inputs	
9.1 Commands	
9.2 Used Register Adresses	
10 Analog Outputs	
10.1 DAC control register	
10.2 DAC status register	
11 Serial Ports	
11.1 RS232 Control register	
11.2 RS232 state register	
12 Event registers	
12 Decument History	1/





Version of Product V1.0

Wilke Techno L//9/

2 Registers and XPort Adresses

The registers of the TDR5000 are accessed by the Tiger-BASIC functions XIN24, XOUT24, XSET24 or XRES24.

The address used with this instructions are register addresses plus a 24 bit base address. The bits 0..15 of the base address can be selected by the four HEX switches. The bits 16 to 23 of the base address are always 0.

Please take a look at the description of the XSETUP function to see, how 24 bit addresses are enabled in your software. If you use IO-modules using 8 bit addresses then note that the used addresses of this modules are mirrored in the 24 bit address room every 256 addresses.

Make sure that used addresses do not overlap with addresses used by other modules.

Depended on the software version of your Tiger-BASIC or Tiger C it may not be possible to use 24 bit addresses with the XIN24, XOUT24, XSET24 or XRES24 functions. You can update your Software or if you don't want to do this then you can set the high byte of the base address to 0 and use the 8 bit functions XIN, XOUT, XSET or XRES.

The best performance will be reached by using 8 bit addresses and switching the high byte of the address to 0. If doing so make sure that XIN24, XOUT24, XSET24 or XRES24 functions or XIN16, XOUT16, XSET16 or XRES16 functions are not used in your application anywhere. Make also sure that L87 and L77 remain to low level output state.

Please use XIN24 or XIN functions with a delay parameter of at least 14 as shown in the following example:

EncMatch = &
XIN24(BASEADDRESS+TDR5000 ENC MATCH, 14)

The register names are defined in the file DEFINE_A.INC. We recommend to use the names instead of the Register Address to ensure that your software will be compatible to later versions of the TDR5000 even if the Addresses changes. The Register names are marked green in this programming guide.

Note: You can download the latest version of the DEFINE_A.INC file from the WEB, see http://www.wilke.de/

3 Reset Register

Setting bit 0 of the RESET register will reset all functions of the TDR5000 module.

Bit 1 of this register act as interrupt acknowledge.

Register Address	Register
0 dec.	TDR5000_RESET
00 hex	REET register write only
	bit 0: Setting bit 0 of this register will reset all functions. After REST the bit is cleared internally. Resetting the bit is not necessary and has no effect.
	bit 1: Setting bit 1 of this register will set the interrupt state to acknowledged. The bit is cleared internally. Resetting the bit is not necessary and has no effect.



gramming guid

Version of Product V1.0

Wilke Techno L 9/


4 Encoder Inputs

4.1 Normal Counter Mode

The TDR5000 includes inputs for 6 encoders. An encoders generates two 90° phase shifted signals. The frequency of this signals is proportional to the rotation speed at rotary encoders or to the movement speed at linear encoders. The position of the encoder can be detected by counting the edges of the signals. The movement direction can be detected due to the 90° phase shift between the 2 signals.

Before getting access to the counter value or the control register of a counter, the counter to must be selected by writing the counter no. to the counter select register.

guide



4.2 Single Counter Mode

In single counter mode only the pulse signal 0°x is neccessary. The counting direction is always counting up at each rising edge of the signal 0°x. The signal 90°x is ignored in this mode. Each counter can be set individually to single or normal counter mode.

4.3 Both Counter Modes

Each of the 6 encoder inputs controls a 24bit updown counter which can be read by the Tiger software. The counter can be enabled or disabled by an enable signal or under software control. The counter value can be set synchronous to a rising or falling edge of a reference signal or independent of this signal.

The counter value is latched into a buffer by reading the low byte of the counter value. So a correct value is read, even if the counter value changes between reading the low byte and the high byte.

You can alternatively latch the counter values by setting bits of the Synchronous latch register. So it's possible to latch the values of two or more counters absolute synchronously.

Version of Product V1.0

Wilke Techno Lygy

4.4 Used Register Addresses

Register Address	Register
1 dec.	TDR5000_ENC_SYNC_LATCH
01 hex	Synchronous latch R/W
	Setting a bit of this register will latch the counter value of the corresponding up down counter.
	bit 0: Up-Down counter 0 is latched bit 1: Up-Down counter 1 is latched bit 2: Up-Down counter 2 is latched
	bit 5: Up-Down counter 5 is latched
	If the corresponding bit of the up down counter is '0' then the counter value is latched reading the low byte of the counter value.
2 dec.	TDR5000_ENC_SELECT
02 hex	Encoder Select (R/W)
	Writing a value between 05 will select the register set of the up down counter 05
3 dec.	TDR5000_ENC_LOW
03 hex	R: Up- Down counter low byte
	W: Preset value low byte. The low byte of the selected counter is set to this value, if the reference signal is active.
4 dec.	TDR5000_ENC_MID
04 hex	R: Up- Down counter mid byte
	W: Preset value mid byte. The mid byte of the selected counter is set to this value, if the reference signal is active.

Register Address	Register
5 dec.	TDR5000_ENC_HIGH
05 hex	R: Up- Down counter high byte
	W: Preset value high byte. The high byte of the selected counter is set to this value, if the reference signal is active.
6 dec.	TDR5000_ENC_CONTROL
06 hex	Counter Control R/W
	bitmap to control the counter behavioral, see table below
45 dec.	TDR5000_ENC_SINGLEMODE
2D	Single Mode Select
	(R/W): bitmap to set the corresponding counter in single counter mode.
	bit 0 controls counter 0, bit 1 controls counter 1, bit 2 controls counter 2,
	bit 5 controls counter 5
	bit value = 0: normal counter mode bit value = 1: single counter mode





Version of Product V1.0



4.5 Counter Controll Register

Bit	Description
0	enable bit if software enable is active: 0: counter is stopped 1: counter is enabled
1	external enable bit 0: counter is enabled using the enable bit 1: counter is enabled using the hardware signal EC_EN_x
2	invert hardware enable 0: hardware enable signal is high active 1: hardware enable signal is low active
3	software reference: If software reference is selected then writing a 1 to this bit will cause that the counter is loaded with the preset value or set to 0. This bit will be cleared after loading the counter value regardless of the reference mode.
4	reference mode 0: software reference is selected 1: hardware reference is selected If hardware reference is selected then the selected edge of the hardware signal EC_REF_x will cause that the counter is loaded with the preset value or set to 0. This bit will be cleared after loading the counter.
5	invert hardware reference signal 0: a rising edge of EC_REF_x is selected 1: a falling edge of EC_REF_x is selected.
6	Counter Clear 0: At the selected change of the reference signal the counter is set to the preset value. 1: At the selected change of the reference signal the counter is set to 0.
7	Overflow mode 0: an overflow will occur if the counter value rises above FFFFFF hex. If the counter value shrinks below 0, then the counter is set to FFFFFF hex. 1: an overflow will occur if the counter value

rises above the preset value. If the counter

with the preset value.

value shrinks below 0, then the counter is set

5 Pulse Generators

The digital open drain outputs can be used as general purpose outputs or as pulse outputs.

There are 6 pulse generators. Each of them have a pulse output and a direction output. The outputs of the generators are connected to the Open Drain Output Channels as shown in the table below:

Pulse Generator Chanel	Output Type	Open Drain Output Chanel
0	pulse	0
0	direction	1
1	pulse	2
1	direction	3
2	pulse	4
2	direction	5
3	pulse	6
3	direction	7
4	pulse	8
4	direction	9
5	pulse	10
5	direction	11

5.1 Puls rate

The puls rate is set by a global precounter and the individual on and off pulse width of each channel.

To get the base frequency f_b the precounter divides a frequency of **187.5kHz** trough a 16 bit value which is written to the **precounter value**. If you write **0** to the precounter registers then the precounter stops counting and consequently all puls outputs are **stoped**.

The on time is the time when the FET in low impedance state and the off time is the time when the FET is in high impedance state. The on and the off time are set by writing the time in to the Pulse Width On and Pulse Width Off registers.

The On Time T_{ON} is calculated by T_{ON} = value in Pulse Width On Register / f_b





Version of Product V1.0

The Off Time T_{OFF} is calculated by T_{OFF} = value in Pulse Width Off Register / f_b

5.2 Number Of Pulses

The number of pulses is set to the No Of Pulses register.

After writing the high byte of the No Of Pulses register the pulse width on, the pulse width off and the number of pulses are stored into a double buffer if enabled and the TP5000 starts with putting out the pulses.

If the double buffer is enabled you can write the next values (Pulse Width On, Pulse With Off, No Of Pulses) to the registers of the same channel during the first pulses are putted out as soon as the "Latch Possible" bit of the Pulse Control Register is set. After all pulses with the first parameters are out, the next values are loaded into the double buffer and the TP5000 starts to put out the next pulses without any delay.

If the double buffer is disabled then writing new values will cause that the new parameters are used immediately after the pulse which is running.

The double buffer can be enabled or disabled by clearing or setting the "disable double buffer" bit of the Pulse Control Register

No Of Pulses expect a signed 16 bit value. If the value is negative, then direction signal is active and the absolute value of pulses are send to the output.

5.3 Direction Output

ogramming

The direction output is controlled with the No Of Pulses register. The value in this register is used as a signed 16 bit word. If a negative value is written to the No Of Pulses register, then the absolute number of pulses is putted out with the direction output switched on. At positive values the direction output is switched off.

5.4 Synchronous Output of sets of pulses

You can sync sets of pulses of two or more channels by setting the "sync mode bit" of the Pulse Control register.

If the "sync mode bit" is set then the pulse generator will wait after putting out all pulses until all channels with a set "sync mode bit" have putted out all pulses, too.

After all pulses of all generators with a set "sync mode bit" are out the next set of parameters is



loaded into the double buffer of each generator which is in sync mode and these channels start with the next set of pulses synchronously.

The sync mode only works with generators where the double buffer is enabled. Do not set the "sync mode bit" to generators where the double buffers are disabled.

5.5 Used Register Adresses

Register Address	Register
7 dec.	TDR5000_PULSE_SELECT
07 hex	Pulse Generator Select (R/W)
	Writing a value between 05 will select the register set of the Pulse Generator 05
8 dec.	TDR5000_PULSE_CONTROL
8 hex	Pulse Control Register (R/W)
9 dec.	TDR5000_PULSE_WIDTH_ON_LOW
09 hex	Pulse Width On (low byte) (write only)
10 dec.	TDR5000_PULSE_WIDTH_ON_HIGH
0A hex	Pulse Width On (high byte) (write only)
11 dec.	TDR5000_PULSE_WIDTH_OFF_LOW
0B hex	Pulse Width Off (low byte) (write only)
12 dec.	TDR5000_PULSE_WIDTH_OFF_HIGH
0C hex	Pulse Width Off (high byte) (write only)
13 dec.	TDR5000_PULSE_NO_LOW
0D hex	No Of Pulses (low byte) (write only)



Version of Product V1.0



Register Address	Register
14 dec.	TDR5000_PULSE_NO_HIGH
0E hex	No Of Pulses (high byte) (write only)
	No Of Pulses expect a signed 16 bit value. If the value is negative, then direction signal is active and the absolute value of pulses are send to the output.
15 dec.	TDR5000_PULSE_PREC_LOW
0F hex	Pulse Precounter (low Byte)
16 dec.	TDR5000_PULSE_PREC_HIGH
10 hex	Pulse Precounter (high Byte)

5.6 Pulse Control Register

Bit	Description
0	enable (write) 0: will reset the selected pulse generator, the buffer and double buffer. the pulse generator is disabled
	1: the pulse generator is enabled
1	sync mode bit 0: the selected counter runs independent of the others
	1: generator will wait loading the next values to the double buffer until all counters with set sync bit are ready. Activate the double buffer to use sync mode
2	disable double buffer 0: the double buffer is enabled 1: the double buffer is disabled.

Bit	Description
3	non stop mode 0: if the double buffer is empty and all pulses are ready the pulse output will stop.
	1: The pulse buffer is not cleared reading it. Therefore the values of the buffer will be reloaded after all pulses are done. The puls out generator will run non stop until 0 is written to No Of Pulses register or this bit is cleared.
4	IO Mode 0: The pulses generated with the puls generator are visible at the outputs. 1: The bit of Output register is visible at the outputs.
5	not used, (read only)
6	All Done (read only) 0: there are some pulses to output in the puls buffer or in the double buffer. 1: All pulses are done. The puls buffer and the double buffer are empty.
7	Latch Possible (read only) 0: The double buffer contains values wich are not read, yet. Writing a new value to the high byte of No Of Pulse register will overwrite these values. 1: The double buffer is read into the puls buffer and is ready to get new values

Note: Writing to the read only bits will have no effect. Nevertheless please only write 0 to these bits to be compatible to future Versions of the TDR5000.





Version of Product V1.0



6 Open Drain Outputs

The Open drain Outputs are controlled by the Pulse Generators as well as by the Open Drain Output register. Each bit of the Open Drain Output register controls one channel of the open drain outputs:

bit 0 controls channel 0,

bit 1 controls channel 1,

bit 2 controls channel 2,

...

bit 11 controls channel 11.

6.1 Open Drain Output with enabled pulse generator

If a pulse generator is enabled then a set bit of the Open Drain Output register will cause that the output state of the FET will be inverted.

6.2 Open Drain Output with disabled pulse generator

If a pulse generator is disabled then a set bit of the Open Drain Output register will cause that the FET will be in low impedance state. Clearing the bit will set the FET in High impedance state.

6.3 Used Register Adresses

Register Address	Register
17 dec.	TDR5000_OD_OUT_LOW
11 hex	Open Drain Output (low byte) (R+W) 0: The FET is in high impedance state. If the Output is used by the pulse generator then the output of the pulse generator is not inverted 1: The FET is in low impedance state If the Output is used by the pulse generator then the output of the pulse generator is inverted.
18 dec.	TDR5000_OD_OUT_HIGH
12 hex	Open Drain Output (high byte) (R+W) The bits 47 of the high byte are not used

7 Opto Isolated Digital Inputs

The Opto Isolated Digital input can be read at Register Address 19

Register Address	Register
19 dec. 13 hex	TDR5000_OID_IN Opto Isolated Digital Input bit 0: Din 0 bit 1: Din 1 bit 2: Din 2 bit 3: Din 3 bit 4bit 7: not used





Version of Product V1.0

Wilke Techno L 91

8 Reading Encoder Inputs Directly

The digital states of the Encoder Inputs can be read directly by reading the following register addresses:

Register Address	Register		
20 dec.	TDR5000_ENC01_DIRECT		
14 hex	Encoder 0 and 1 direct		
	Encoder 0 bit 0: Ei_0_0 bit 1: Ei_90_0 bit 2: Ei_EN_0 bit 3: Ei_Ref_0		
	Encoder 1 bit 4: Ei_0_1 bit 5: Ei_90_1 bit 6: Ei_EN_1 bit 7: Ei_Ref_1		
21 dec.	TDR5000_ENC23_DIRECT		
15 hex	Encoder 2 and 3 direct		
	Encoder 2 bit 0: Ei_0_2 bit 1: Ei_90_2 bit 2: Ei_EN_2 bit 3: Ei_Ref_2		
	Encoder 3 bit 4: Ei_0_3 bit 5: Ei_90_3 bit 6: Ei_EN_3 bit 7: Ei_Ref_3		
22 dec.	TDR5000_ENC45_DIRECT		
16 hex	Encoder 4 and 5 direct		
	Encoder 4 bit 0: Ei_0_4 bit 1: Ei_90_4 bit 2: Ei_EN_4 bit 3: Ei_Ref_4		
	Encoder 5 bit 4: Ei_0_5 bit 5: Ei_90_5 bit 6: Ei_EN_5 bit 7: Ei_Ref_5		

9 Analog Inputs

Sampling an analog signal is started by writing a command to the TDR5000_ADC_LOW register.

The converted value can be read 15µs later. To wait about 15us you can use the loop, endloop instructions:

loop 4 'wait until ADC is ready
endloop

9.1 Commands

Bits	Description
	01010: Start sample 010V or 020mA 01000: Start sample 05V or 010mA
20	analog channel 07

9.2 Used Register Adresses

Register Address	Register
23 dec. 17 hex	TDR5000_ADC_LOW write: Writing a Command to the ADC read: reading the low byte of the result
24 dec. 18 hex	TDR5000_ADC_HIGH read only: reading the high byte of the result bit 4 bit 7 are not used

Version of Product V1.0

Wilke Techno L 91

10 Analog Outputs

Register Address	Register		
25 dec.	TDR5000_DAC_CONTROL		
19 hex	write: DAC control register		
	read: DAC state		
26 dec.	TDR5000_DAC_LOW		
1A hex	low byte of the output value (write only)		
	Bits 0Bit 3 is unused and should be set to 0		
27 dec.	TDR5000_DAC_HIGH		
1B hex	high byte of the output value. (write only)		
	Writing to this register will cause sending the control word and the output value to the DAC		

10.2 DAC status register

Bits	Description
0	busy
	'1': The DAC is busy. Don't write to the high byte of the output value. '0': The DAC is ready to accept new values
71	not used

10.1 DAC control register

Bits	Description	
30	Channel select	
	0000: AnOut0	
	0001: AnOut1	
	0010:	AnOut2
	0011:	AnOut3
	0100:	all channels
74	command	
	0000:	write to DAC register n
	0001:	update (power up) DAC register n
	0010:	write to DAC register n, update all
	0011:	write and update DAC register n
	0100:	power down n
	1111:	no operation

Version of Product V1.0



11 Serial Ports

The RS232 ports support handshake signals (CTS, RTS)

The inputs and outputs are buffered. Each buffer has an size of 2047 bytes.

Writing to a serial port is done by writing to the data register. All bytes will be buffered until they are send out. The number of free bytes in the send

buffer can be read by reading the registers
TDR5000_SERA_FREE_LOW and
TDR5000_SERA_FREE_HIGH for channel A or
TDR5000_SERB_FREE_LOW and
TDR5000_SERB_FREE_HIGH for channel B

O	TDR5000_	SERB_FREE_HIGH for channel B
O		
	Register Address	Register
pu	28 dec. 1C hex	TDR5000_SERA_CONTROL write Control for SER A read
b 0		RS232 state of channel A
	29 dec. 1D hex	TDR5000_SERA_DATA
	12 nox	Read- and Write Data SER A
		By reading this register you'll get the next value from the input buffer
m m		By writing you will put the value to the output buffer.
_	30 dec.	TDR5000_SERA_FREE_LOW
rai	1E hex	number of free bytes in write buffer A (low byte)
<u> </u>		read the low byte first and then the high byte
50	31 dec.	TDR5000_SERA_FREE_HIGH
r 0	1F hex	number of free bytes in write buffer A (high byte)
7 (read the low byte first and then the high byte
	32 dec. 20 hex	TDR5000_SERA_FILL_LOW
		number of bytes in read buffer A (low byte)
		read the low byte first and then the high byte

Register Address	Register
33 dec.	TDR5000_SERA_FILL_HIGH
21 hex	number of bytes in read buffer A (high byte)
	read the low byte first and then the high byte
34 dec. 22 hex	TDR5000_SERB_CONTROL
ZZ Nex	write Control for SER B read RS232 state of channel B
35 dec.	TDR5000_SERB_DATA
23 hex	Read- and Write Data SER B
	By reading this register you'll get the next value from the input buffer
	By writing you will put the value to the output buffer.
36 dec.	TDR5000_SERB_FREE_LOW
24 hex	number of free bytes in write buffer B (low byte)
	read the low byte first and then the high byte
37 dec.	TDR5000_SERB_FREE_HIGH
25 hex	number of free bytes in write buffer B (high byte)
	read the low byte first and then the high byte
38 dec.	TDR5000_SERB_FILL_LOW
26 hex	number of bytes in read buffer B (low byte)
	read the low byte first and then the high byte
39 dec.	TDR5000_SERB_FILL_HIGH
27 hex	number of bytes in read buffer B (high byte)
	read the low byte first and then the high byte



Version of Product V1.0

Wilke Techno L 91/

11.1 RS232 Control register

Bits	Description	
20	select baud rate: 000: 2400 001: 4800 010: 9600 011: 19200 100: 38400 101: 57600 110: 115200 111: not used	
3	'1': use handshake signals '0': don't use handshake signals	
54	no of data bits: 00: 7 01: 8 10: 9; transmit bit 9 = 0 11: 9; transmit bit 9 = 1	
6	enable parity bit: 0: no parity 1: parity bit is used	
7	select even / odd parity: 0: even parity is used 1: odd parity is used	

Bits	Description
5	Error Bit This bit is set, if a byte with a wrong parity bit is received.
	It is cleared, if a byte with a correct parity bit is received.

11.2 RS232 state register

	Bits Description	
0 '1': output buffer is er		'1': output buffer is empty
	1	'1': output buffer is full
	2	'1': input buffer is empty
	3	'1': input buffer is full
	4	In 9 bit mode: bit 9 of the next byte to read in the input buffer.
		In 8 bit mode with parity enabled: parity bit of the next byte to read in the input buffer.
l		Other modes: undefined.



Version of Product V1.0



12 Event registers

Register Register

If an event occurs then it is stored in an event register. The event register is cleared automatically after reading it. So you can detect events which happened since the last reading of the register.

An event can also trigger an interrupt request in INTM1 to start an INTTASK if enabled. The corresponding bit of the Interrupt Mask Register must be set to enable the INTTASK.


It is necessary to acknowledge the interrupt request inside the INTTASK, otherwise no further interrupt request can be generated. To acknowledge an interrupt request write the value 2 to the RESET register.

Note: It's possible that more than one event occurs at the same time. So it's necessary to read and handle all event registers of all modules where you have enabled any interrupt.

If an event with enabled interrupt occurs while the INTTASK is pending, then the interrupt is latched and the INTTASK is started again after first INTTASK has finished.

Address	1.09,0.0.
40 dec. 28 hex	TDR5000_ENC_MATCH
	Encoder Match Event
	write: Interrupt Mask register
	read: Encoder Event: The bit is set if the corresponding counter value changes from a different value to the preset value. Note: This can also happen, if the counter is set to the preset value due to an hard- or software reference signal.
41 dec. 29 hex	TDR5000_PULSE_LATCH_POSS
	Puls Out Latch possible
	write: Interrupt Mask register
	read: The bit is set if the double buffer of the puls generator can get a new value.

Register Address	Register
42 dec. 2A hex	TDR5000_PULSE_READY
	Puls Out ready
	write: Interrupt Mask register
	read: The bit is set if all pulses are out.
43 dec. 2B hex	TDR5000_SERA_EVENT
	RS232 Event for SER A
	write: Interrupt Mask register
	read The bit is set if the following event has happend: bit 0: SER A: Send buffer is empty bit 1: SER A: Send buffer is full bit 2: SER A: Receive buffer changes from empty to not empty bit 3: SER A: Receive buffer is full bit 4: not used bit 5: SER A: Parity error
44 dec.	TDR5000_SERB_EVENT
2C hex	RS232 Event for SER B
	write: Interrupt Mask register
	read The bit is set if the following event has happend: bit 0: SER B: Send buffer is empty bit 1: SER B: Send buffer is full bit 2: SER B: Receive buffer changes from empty to not empty bit 3: SER B: Receive buffer is full bit 4: not used bit 5: SER B: Parity error





orogramming guid

Version of Product V1.0



13 Document History

Document Version	Product Version	Description
V001	V1.0	first Version
V002	V1.0	Description of Single Counter Mode added. Chapter "Registers and XPort Adresses" updated.

programming guide